Graphene is of particular interest for ultrahigh speed electronics due to its high carrier mobility and saturation velocity[@b1][@b2][@b3][@b4][@b5][@b6]. Because of its zero band gap, graphene field effect transistors (FETs) have a low on/off current ratio, which limits its application in logic devices. There is still a lack of reliable techniques to open a sizable gap without degrading the electronic properties of graphene. However, a large on/off ratio is not necessary for radio frequency (r. f.) electronic applications[@b6], which are the core elements in wireless communication devices. Developing the high-performance r. f. graphene transistors is attracting enormous recent attention[@b7][@b8][@b9][@b10][@b11][@b12][@b13][@b14][@b15][@b16]. In order to facilitate high-performance r. f. applications, FETs should respond quickly to the gate voltage (*V*~g~), which requires short gates[@b6]. Extensive gate length (*L*~gate~) scaling work of graphene FETs has been experimentally pursued[@b9][@b10][@b11][@b12][@b13][@b14], with the gate length scaling down to 40 nm[@b14]. The intrinsic cut-off frequency (*f*~T~) represents how fast the channel current is modulated by the gate and is one of the most important figure-of-merit for evaluating the performance of r. f. devices. All these experimental investigations reveal that *f*~T~ of graphene transistors generally increases with the decreasing *L*~gate~. The measured maximum *f*~T~ is 300 GHz for a graphene FET with *L*~gate~ = 144 nm based on exfoliated graphene[@b10]. The maximum *f*~T~ estimated from the static measurement is 1.4 THz from a graphene FET with *L*~gate~ = 45 nm fabricated by a self-aligned approach[@b9]. Therefore, as far as *f*~T~ is concerned, graphene FETs have significantly outperformed conventional silicon metal-oxide-semiconductor field effect transistors (MOSFETs) with a highest measured *f*~T~ of 485 GHz at *L*~gate~ = 29 nm[@b6][@b17] and III-V high-electron-mobility transistors (HEMTs) with a highest measured *f*~T~ of 660 GHz at *L*~gate~ = 20 nm for GaAs[@b6].

However, the *f*~T~ value does not always increase with the reduced *L*~gate~ in a transistor when *L*~gate~ approaches the size limit. For example, *f*~T~ of GaAs metamorphic HEMT peaks at *L*~gate~ = 20 nm and then it slightly decreases with the reduced *L*~gate~[@b6]. One fundamental issue arises naturally: is there a saturation of *f*~T~ with the reduced *L*~gate~ in graphene FETs? If such a saturation is absent, a higher intrinsic cut-off frequency, even up to tens of terahertz (THz), can be obtained via continuously shortening *L*~gate~ to a few nm in graphene FETs. Besides *f*~T~, the maximum oscillation frequency (*f*~max~) and intrinsic voltage gain (*A*~v~) are the other two important figure-of-merits evaluating the r. f. performance of devices. To obtain a high *f*~max~ and *A*~v~, a drain current saturation is required. Although a drain current saturation has been reported in some monolayer graphene (MLG) FET devices due to phonon scatter limited velocity saturation[@b18] and in a dual-gated bilayer graphene (BLG) FET device due to an electrical-field-induced band gap opening[@b19], all the existing short-channel graphene FETs with *L*~gate~ below 300 nm suffer from a lack of drain current saturation[@b12][@b14], which lead to a small output conductance and a poor *f*~max~ and *A*~v~. Another fundamental issue of graphene FETs is: is there an effective method to induce a drain current saturation in sub-10 nm scale?

In this article, we investigate theoretically for the first time the performance limit of top-gated graphene FETs with the gate length scaling down from 9.86 to 0.91 nm using the density functional theory (DFT) coupled with the nonequilibrium Green\'s function (NEGF) method. We demonstrate that switching effects remain in such short gate graphene transistors. Remarkably, *f*~T~ still increases with the decreasing *L*~gate~, with values of 3.4--21 THz. The absence of a saturation in *f*~T~ with the reduced *L*~gate~ clearly shows that *f*~T~ of graphene transistors can be continuously improved by shortening *L*~gate~. In order to create a drain current saturation, we design two schemes: one is a dual-gated FET made of a MLG sandwiched between two hexagonal boron nitride (h-BN) layers and the other is a dual-gated FET made of a pure BLG. A significant current saturation has been observed in both FETs under a proper vertical electrical field, and the maximum voltage gain has been increased up to 2.3 and 1.5, respectively, a factor of 20 and 13 higher than that of pure MLG FETs. Experimentally, sub-10 nm gate length carbon nanotube transistors have been recently manufactured via top-down approach[@b20]. It has been pointed out by Duan *et al.* that a sub-10 nm gate length graphene FET can be realized by using the self-aligned approach with a sub-10 nm nanowire as the top gate[@b9]. Finally, we envision an alternative method to fabricate a sub-10 nm graphene transistor, namely, using a sub-10 nm diameter boron nitride (BN) or carbon nanotube as the top gate. We expect our work can inspire experimentalists to further push graphene transistors to performance limit by continuously shortening *L*~gate~ and opening a band gap.

Results
=======

In an actual graphene FET, metal is always used to contact graphene as electrodes. In our schematic model of a MLG FET presented at [Fig. 1](#f1){ref-type="fig"}, we design the graphene channel contacted underneath two aluminum (Al) electrodes (source and drain). The distance between Al contact and graphene layer is 0.34 nm, according to the previous work[@b21][@b22]. We further set the thickness of the dielectric region to be *d*~i~ = 1.4 nm, and the dielectric constant to be *ε*~r~ = 3.9, which models after SiO~2~.

As the gate of FETs scales down to very short lengths, like sub-10 nm region, the transport mechanism turns from channel-dominated diffusive regime to the contact-dominated ballistic regime, so the contact effect between the metal electrode and the channel becomes very important for the device transport properties[@b20][@b23]. We first study the contact effect between the aluminum (Al) electrode and graphene. In [Fig. 2(a) and (b)](#f2){ref-type="fig"}, we show the projected density of states (PDOS) on the carbon (C) atoms of graphene in the left/right lead (*g*~L/R~(*E*)) and in the channel (*g*~ch~(*E*)), respectively, for a graphene FET with *L*~gate~ = 5.6 nm under zero drain-source voltage and zero gate voltage. The inset in [Fig. 2(a)](#f2){ref-type="fig"} is the density of states (DOS) of the pure MLG graphene, with the Dirac point exactly at the Fermi level (*E~f~*). We find that the Dirac points of graphene in the left/right lead (*D*~L/R~) and in the channel (*D*~ch~) are shifted to *D*~L/R~ *= E~f~−* 0.9 eV and *D*~ch~ *= E~f~−* 0.25 eV, respectively, indicative of heavy *n*-doping of graphene in the contact part and light *n*-doping in the channel part by Al contact. This contact effect is also reflected on the transmission spectrum of this device. As shown in [Fig. 2(c)](#f2){ref-type="fig"}, there are two transmission minima in the transmission spectrum of this graphene FET but only one minimum in the transmission spectrum of the corresponding MLG FET without being contacted underneath Al electrodes (See the inset in [Fig. 2(c)](#f2){ref-type="fig"}). The transmission coefficient of the device *T*(*E*) behaves like three resistors composed of the channel and the two electrodes in series[@b24][@b25][@b26]: The two minima in the transmission spectrum originate from the *D*~L/R~ in *g*~L/R~(*E*) and *D*~ch~ in *g*~ch~(*E*), respectively. Consequently, there is a lack of symmetry in the transmission spectrum with respect to both *D*~L/R~ and *D*~ch~, causing the asymmetry in electron and hole conductance. The existence of two minima in the transmission spectrum and electron-hole conductance asymmetry agrees well with both previous theoretical and experimental works[@b24][@b25][@b27][@b28][@b29][@b30].

[Fig. 3(a)](#f3){ref-type="fig"} shows the transmission spectra of this device under *V*~g~ = 6.0, −3.0, and −5.0 V with a fixed bias voltage of *V*~ds~ = 0.5 V. There are three transmission minima (*D*~L~, *D*~R~, and *D*~ch~) in each transmission spectrum because *D*~L~ and *D*~R~ are separated by the bias voltage. *D*~L~ and *D*~R~ are unchanged by *V*~g~. However, *D*~ch~ is shifted by *V*~g~: first it is at *E~f~* under *V*~g~ = −5 V, then shifted to *E~f~* −0.25 eV under *V*~g~ = −3 V, and finally shifted to *E~f~* − 0.9 eV under *V*~g~ = 6 V. This shift of *D*~ch~ with *V*~g~ in the transmission spectrum stems from the shift of *D*~ch~ with *V*~g~ in *g*~ch~(*E*), as shown in [Fig. 3(b)](#f3){ref-type="fig"}. As *D*~ch~ is at *E~f~* (*V*~g~ = −5 V), the *T*(*E*) values within the bias window are small, and the current is minimized (off-state). As *D*~ch~ is moved gradually out from the bias window, the *T*(*E*) values within the bias window increase, the currents increase gradually, and the FET is finally switched from the off-state (*V*~g~ = −5 V) to the on-state (*V*~g~ = 6 V). The on/off current ratio of this device is 13.3.

We calculate the transmission eigenvalues of all the *k*-points in the 1D Brillouin zone at *E~f~*. For a given energy *E*, the transmission coefficient *T*(*E*) is given by where *λ*~n~ are the eigenvalues of the transmission matrix *T*. In [Fig. S1](#s1){ref-type="supplementary-material"} of [Supplementary Information](#s1){ref-type="supplementary-material"}, we show the transmission coefficients *T*(*E~f~*, *k*) as a function of *k* of the off-state (*V*~g~ = −5.0 V, black curve) and the on-state (*V*~g~ = 6.0 V, red curve) in the 1D Brillouin zone. The width and height of the *T*(*E~f~*, *k*) spectrum for the on-state are much larger than those for the off-state, and therefore the total transmission factor *T*(*E~f~*) of the on-state is larger than that of the off-state. To visualize the difference between the off- and on-state of this graphene FET, we choose the (2π/5a, 0) point of the *k*-space at *E~f~* and show its transmission eigenchannel in the off-state (left panel) and on-state (right panel) in [Fig. 3(c)](#f3){ref-type="fig"}. The largest transmission eigenvalue at this point of the off-state is *λ*~1~ = 1.1 × 10^−3^, and the rest are nearly zero; correspondingly, the incoming wave function is almost completely scattered and unable to reach the other lead. In contrast, the largest transmission eigenvalue at this point of the on-state is *λ*~1~ = 0.97, and the rest are also nearly zero; consequently, the incoming wave function is scattered little and most of the incoming wave reaches the other lead.

We show the transfer characteristics of the devices with *L*~gate~ scaling down from 9.86 to 0.91 nm in [Fig. 4(a)](#f4){ref-type="fig"}, at a fixed drain-source voltage of *V*~ds~ = 0.5 V. As expected, all of them show an *n*-type feature. The on-currents, which are defined as the current at *V*~g~ = 6.0 V, remain almost constant for all the *L*~gate~. By contrast, the leakage currents in the off-state increase with the decreasing *L*~gate~. As shown in [Fig. 4(b)](#f4){ref-type="fig"}, the on/off current ratio drops significantly from 15.8 at *L*~gate~ = 9.86 nm to 3.35 at *L*~gate~ = 0.91 nm, and this scaling trend agrees with the experimental results for short gate graphene FETs (*L*~gate~ = 5.6 um -- 50 nm)[@b12][@b23]. Such a scaling behavior is attributed to the increasing off-state leakage current with the decreased *L*~gate~: as the gate scales down to very short lengths, the off-state average PDOS on each C atom of the channel graphene at *D*~ch~ increases ([Fig. S2](#s1){ref-type="supplementary-material"}, [Supplementary Information](#s1){ref-type="supplementary-material"}), and the channel graphene behaves more like metal and away from semi-metal. Our calculated on/off ratio of MLG FETs is larger than the previous experimental data (For example, in the work of Wu *et al.*, the on/off current ratios are about 3.5--6 for p-type graphene FETs with *L*~gate~ = 50--500 nm)[@b23]. This difference is mainly ascribed to the fact that the thickness of the dielectric region in our model is only 1.4 nm, which is much thinner than those (90 nm in Ref. [@b30]) of the experimental devices. The effect of the thickness of the dielectric region on the performance of graphene FETs has been studied in detail by Guo *et al*.[@b31]. They find that a thinner dielectric region will improve the on/off current ratio and transconductance significantly because the gate modulation is more effective as the dielectric region becomes thinner. The method to fabricate an ultrathin dielectric (sub-10 nm) will be discussed in the next section.

Transconductance *g*~m~ is another important parameter to characterize switching effect of an electronic device and can be extracted from the transfer characteristics. In [Fig. 4(c)](#f4){ref-type="fig"}, we present its dependence on *L*~gate~. The *g*~m~ values first decrease slowly from 3670 μS/μm at *L*~gate~ = 9.86 nm to 2900 μS/μm at *L*~gate~ = 2.19 nm and then start to drop dramatically to 1296 μS/μm at *L*~gate~ = 0.91 nm. The reduced *g*~m~ with the reduced *L*~gate~ agrees with both previous experimental and theoretical results[@b13][@b31] and is not favorable for *f*~T~. We attribute the reduced *g*~m~ to the increasing leakage current and the shift of Dirac voltage (*V*~Dirac~, defined as the gate voltage at the point of the off-state). The increasing leakage current is apparent. The shift of *V*~Dirac~ can be seen in the transfer characteristics shown in [Fig. 4(a)](#f4){ref-type="fig"}. The shift is remarkable when *L*~gate~ scales below 2.19 nm (from *V*~Dirac~ = −8 to −22 V as *L*~gate~ scales from 2.19 to 0.9 nm), which is responsible for the dramatic drop of *g*~m~. The main reason for the shift of *V*~Dirac~ is the short channel effect[@b32][@b33]: when the *L*~gate~ is very small, the electrostatic potential profile is strongly affected by the drain-source potential, and a bigger gate voltage is needed to turn off the channel. We notice that *g*~m~ = 3670 μS/μm of our results at *L*~gate~ = 9.86 nm is larger than 2300 μS/μm for a self-aligned graphene FET with *L*~gate~ = 90 nm at *V*~ds~ = 1.0 V reported experimentally by Duan *et al*.[@b9]. This difference is also owing to the extremely thin dielectric region in our model compared with the experiment.

To get *f*~T~, we need to calculate another key parameter: the intrinsic gate capacitance *C*~g~. As shown in [Fig. 4(d)](#f4){ref-type="fig"}, *C*~g~decreases approximately linearly with *L*~gate~, because *C*~g~ is related to *L*~gate~ through the following equation[@b14]: *C*~g~ = *ε*~0~*ε*~r~*W*~gate~*L*~gate~/*t*~ox~, where *ε*~0~ is the dielectric constant of vacuum, *ε*~r~ the relative dielectric constant of the gate dielectric, *W*~gate~ the gate width*,* and *t*~ox~ the gate dielectric thickness. Actually, besides *C*~g~, transistors also include another kind of capacitance named parasitic capacitance (*C*~p~), which exists between the gate and source (drain) electrode and is an important parameter to determine the extrinsic cut-off frequency (*f*~T,\ ex~): *f*~T,\ ex~ = *g*~m~/(*C*~g~ + *C*~p~)[@b15]. Ideally, one can make *f*~T,\ ex~ close to *f*~T~ through reducing the parasitic capacitance, such as by redesigning the device layout and reducing the total parasitic series resistance between the device\'s source (drain) electrode and the gate to increase the current density[@b10][@b34][@b35].

[Fig. 4(e)](#f4){ref-type="fig"} shows *L*~gate~ dependence of *f*~T~ based on the calculated *g*~m~ and *C*~g~. *f*~T~ increases monotonically from 3.4 to 21 THz as *L*~gate~ scales down from 9.86 to 0.91 nm, because *C*~g~ reduces faster than *g*~m~ with the reduced *L*~gate~. We notice that *f*~T~ exhibits a 1/*L*~gate~ dependence as *L*~gate~ scales from 9.86 to 2.19 nm, which agrees well with the scaling trend reported experimentally by Wu *et al.* with *L*~gate~ from 550 to 40 nm[@b14]. The 1/*L*~gate~ scaling trend suggests that the transport of our devices is in the contact-dominated ballistic regime and the electric field along the channel is dominated by the value of the contact resistance at the device\'s source (drain)[@b14]. This 1/*L*~gate~ dependence is also usually observed for short-channel conventional Si and III-V FETs[@b14]. As *L*~gate~ scales below 2.19 nm, the scaling trend deviates from the 1/*L*~gate~ dependence, due to the dramatic drop of *g*~m~. The product *f*~T~*L*~gate~ = *g*~m~*t*~ox~/2π*ε*~0~*ε*~r~*W*~gate~ is expected to be linearly proportional to *g*~m~ for devices with the same parameters and dimensions. In [Fig. 4(f)](#f4){ref-type="fig"}, we show the plot of *f*~T~*L*~gate~ against *g*~m~, and it exhibits the expected linear dependence.

We summarize the gate length scaling works of the intrinsic cut-off frequency for MLG FETs in [Fig. 5](#f5){ref-type="fig"}. An increase trend of *f*~T~ with the reduced *L*~gate~ is available in all works. Almost all the data can be roughly fitted by the uniform *f*~T~ = *a*/*L*~gate~ relation (*a* = 38600 GHz nm) except that the data based on CVD grown graphene has a different coefficient (*a* = 8000 GHz nm). It is noteworthy that in the 40--100 nm region, the theoretical *f*~T~ data obtained by Guo *et al.* using a self-consistent ballistic quantum transport simulation approach with the NEGF formalism[@b31] agrees well with those reported by Duan *et al.* with a self-aligned approach[@b9]. This agreement shows the reliability of the quantum transport simulation in predicting *f*~T~ of graphene FETs, and the condition will be discussed in the next section.

We study the output characteristics of a graphene FET with *L*~gate~ = 6.4 nm and show them in [Fig. 6(a)](#f6){ref-type="fig"}. The source-drain ballistic current increases linearly with the applied bias voltage in the checked bias region. In most experimental graphene FET devices, the absence of drain current saturation degrades the maximum oscillation frequency (*f*~max~) and the intrinsic voltage gain (*A*~v~), which represent how fast power transmission is modulated by the gate and the amplification factor of an input signal, respectively. *f*~max~ is defined as the frequency at which the power gain becomes unity, and a typical approximation for it is [@b36], where *g*~d~ is the output conductance, *R*~g~ the gate resistance and *R*~ds~ the drain-source resistance. *A*~v~ is defined as *A*~v~ = *g*~m~/*g*~d~.

The reason of the absence of current saturation in graphene FET devices is attributed to zero band gap of graphene, high electrical resistance between the device\'s source and drain electrode and its gate, and the short channel effect[@b6][@b32][@b33][@b37]. One way to get current saturation is to open a band gap in graphene[@b6]. Both theoretical and experimental works show that a vertical external electric field can induce a tunable band gap up to 0.25 eV for BLG without degrading the electronic properties of graphene[@b38][@b39][@b40], and a current saturation in BLG FETs (*L*~gate~ = 4 \~ 9 μm) is indeed observed and reproduced in a simulation (*L*~gate~ = 40 nm) within the tight-binding Hamiltonian and NEGF formalism as a result of the band gap opening[@b19][@b40]. Our previous theoretical work predicts that a vertical external electric field can induce a tunable band gap up to 0.34 eV for a MLG properly sandwiched between two h-BN single layers without degrading the electronic properties of graphene[@b41]. Such a BN/MLG/BN sandwich structure has been prepared experimentally recently[@b42].

The schematic model of a dual-gated graphene BN/MLG/BN sandwich FET with *L*~gate~ = 6.4 nm and a dual gated BLG FET with *L*~gate~ = 9.6 nm are presented in [Fig. 1 (b) and (c)](#f1){ref-type="fig"}, and the two individual gates allow us to create a larger band gap and tune channel\'s conductance individually. The device performance of MLG and BLG FET with the same *L*~gate~ is similar if the band gap of BLG is not opened[@b19]. The vertical electrical field applied to sandwich structure is obtained as. The corresponding total gate voltage is , reflecting the total doping level. In [Fig. 6(b)](#f6){ref-type="fig"}, we compare the simulated output characteristics of a pure MLG FET and a BN/MLG/BN sandwich FET (under a vertical external electric field of −1 V/Å) with the same *L*~gate~. A significant current saturation appears for the sandwich FET at *V*~g~ = −1.6, −2.0, and −2.4 V (a positive gate voltage has no such effect), and its output conductance *g*~d~ is lowered at most by a factor of 80 compared with the pure MLG FET. The calculated *C*~g~ of this sandwich FET is nearly intact and *g*~m~ is a quarter of those of the pure MLG FET (its transfer characteristics are shown in [Fig. S3(a)](#s1){ref-type="supplementary-material"}), and the *f*~T~ of this sandwich FET is 1.5 THz (it is degraded by a factor of 4 compared with a value of 6.35 THz for the pure MLG FET with the same *L*~gate~). The maximum *A*~v~ of this device is therefore increased to 2.3, a factor of 20 higher than that of the pure MLG FET (the experimental enhancement factor and simulation enhancement factor of *A*~v~ for BLG FETs (*L*~gate~ = 4--9 μm experimentally and 40 nm theoretically) by a vertical external electric field are 6 and 10, respectively)[@b19]. The *f*~max~ is increased by a factor of 2 if we assume that *W*~gate~ is 1 μm, *R*~ds~ 980 Ω, and *R*~g~ 47 Ω[@b16]. We also observe a significant current saturation in the output characteristics of the BLG FET at *V*~g~ = −4.0 V under a vertical external electric field of 3 V/nm ([Fig. 6(c)](#f6){ref-type="fig"}), and its output conductance *g*~d~ is lowered at most by a factor of 40 compared with the pure MLG FET with the same *L*~gate~. The calculated *C*~g~ of this BLG FET is nearly intact with the pure MLG FET with the same *L*~gate~, and *g*~m~ is one third of those of the pure MLG FET (its transfer characteristics are shown in [Fig. S3(b)](#s1){ref-type="supplementary-material"}), the *f*~T~ is 1.1 THz (it is degraded by a factor of 3 compared with a value of 3.4 THz for the pure MLG with the same *L*~gate~), the maximum *A*~v~ is increased to 1.5, and the *f*~max~ is increased by a factor of 1.6. Therefore it is possible to design a sub-10 nm graphene FET that can operate at extraordinary high *f*~T~ and with greatly improved *A*~v~ by introducing a band gap in graphene. The gain factor in *g*~d~ and *A*~v~ is one order of magnitude larger than the degradation one in *f*~T~. Besides the sandwich and bilayer scheme, adsorption of Li on MLG and formation of LiC~6~ structure[@b43] is able to open a larger band gap of about 0.4 eV, and thus LiC~6~ monolayer is also a proper candidate of the channel of MLG FET with a current saturation. Since MLG grown on insulating SiC substrate already has a band gap of 0.26 eV[@b44], we can alternatively use a single-gated MLG grown on SiC as the channel to create a drain current saturation although a simulation of such a device is a challenge due to the difficulty to reproduce a band gap in the calculation[@b45][@b46].

The mechanism of the current saturation in the BN/MLG/BN sandwich FET and the BLG FET can be both attributed to the band gap induced by the vertical external electric field. Taking the BN/MLG/BN sandwich FET for example, the band gap improves the electrostatic pinch-off of the channel, which is reflected on the transmission spectrum of this device ([Fig. 6(d)](#f6){ref-type="fig"}). The center of the transport gap (Δ \~ 0.13 eV) induced by the vertical external electric field is about 0.06 eV above *E~f~* at *V*~ds~ = 0.2 V. As the *V*~ds~ increases from 0.2 to 0.25 V, the bias voltage shifts the transport gap to the left. Namely, the bias voltage functions like a positive gate voltage here. As a result, the integral area of the transmission coefficients within the bias window at *V*~ds~ = 0.25 V is almost the same as that at *V*~ds~ = 0.2 V, and the current is thus saturated. From the point view of transport theory, the ability of a bias voltage to shift the transmission spectrum is as important as the opening of a band gap of graphene to create a drain current saturation. If the bias voltage does not shift the transmission spectrum, the current will not be saturated. The similar drain current saturation mechanism of the BLG FET is provided in [Supplementary Information](#s1){ref-type="supplementary-material"} ([Fig. S4](#s1){ref-type="supplementary-material"}).

Discussion
==========

To fabricate short-channel graphene transistors, Duan *et al.* used an ultrathin nanowire as the top gate, and the gate length depends on the diameter of the nanowire[@b9][@b10][@b35]. In principle, sub-10 nm gate length graphene transistors can be fabricated by this way if a sub-10 nm diameter nanowire is used as the top-gate[@b9]. In view of the difficulty to fabricate sub-10 nm diameter nanowires, we suggest to use a sub-10 nm diameter BN or carbon nanotube, which is experimentally accessible, as an alternative top gate. We build a graphene and (5, 0) BN nanotube junction model ([Fig. 7(a)](#f7){ref-type="fig"}) and simulate its *I*-*V*~bias~ characteristic curve ([Fig. 7(b)](#f7){ref-type="fig"}). The diameter of this BN nanotube is 0.4 nm, and the band gap of it is 2.15 eV. A clear rectification is observed, and there is little leakage current between the graphene channel and the BN nanotube when the bias voltage is below 1.0 V, indicating that the BN nanotube itself can function as the local gate with the interface depletion layer in the BN nanotube as a gate dielectric[@b9]. We can also use sub-10 nm diameter metallic carbon nanotubes as the local gate. In this case, a few h-BN layers (sub-10 nm thick) can be used as high-quality dielectrics[@b16].

Two factors are critical to ensure the high performance in our sub-10 nm gate length graphene transistors: ultrathin dielectric (1.4 nm) and very small access resistance due to the very small gaps (0.32 nm) between the gated graphene channel and source/drain contacts. An ultrathin dielectric implies a better gate modulation on the channel current[@b31]. If we use sub-10 nm diameter semiconducting nanowires, BN nanotubes, or carbon nanotubes as the top-gate to fabricate sub-10 nm graphene transistors, the dielectric region is the depletion layer, whose thickness can be controlled by doping concentration and is obviously smaller than the nanowire/nanotube diameters. Therefore, the ultra-thin dielectric (a few nm) can be realized in such fabrication schemes. If we use sub-10 nm diameter metallic nanowires or carbon nanotubes as the local gate and a few h-BN layers (sub-10 nm thick) as dielectrics, the ultra-thin dielectric can also be realized.

A substantial access resistance due to the significant gaps between source/drain and gate electrodes (a large portion of the graphene channel in the gap area is not gated) limits the achievable transconductance and has adverse impact on short channel devices[@b9][@b47][@b48]. Experimentally, the access resistance has been significantly reduced with a self-alignment approach[@b9][@b10][@b47], through which the edges of the source, drain, and gate electrodes are automatically and precisely positioned so that no overlap and significant gaps exist between them. This process improves the transconductance and the drain current density significantly[@b9][@b10][@b47], and a slight current saturation was even observed[@b35]. As a result, this self-alignment approach finally improves the r. f. performance of short-channel graphene transistors. For example, the *f*~T~ values estimated from the static measurement of graphene FETs by Duan *et al.* in the 40--100 nm gate region have reached 700 \~ 1400 GHz as a result of ultrathin dielectric and ultrasmall access resistance. Such a *f*~T~-*L*~gate~ relation agrees well with the simulation reported by Guo *et al.* within a model also with an ultrathin dielectric (16 nm) and an ultrasmall access resistance due to the ultrasmall distance between the source/drain and gate electrodes[@b9][@b31].

In our model, we assume that electron transport is in the ballistic region. Another issue we need to discuss here is the probable roles of electron-phonon scattering. For carbon nanotubes, some works on this issue reveal that the measured or calculated high-field electron mean free path (MFP) is about 10 nm or longer due to optical phonon scattering and the low-field MFP 1600 nm due to acoustic phonon scattering[@b49][@b50][@b51]. The experimental and theoretical work by Dai *et al.* also points out that transport through very short (\~10 nm) nanotubes is free of significant acoustic and optical phonon scattering and thus ballistic and quasiballistic at the low and high field limit, respectively[@b51]. For graphene, the measured electron MFP is from tens to hundreds of nanometers on rugged SiO~2~ substrate, depending on the carrier concentration[@b52] and several micrometers in suspended ultraclean membranes[@b53] or in graphene encapsulated between inert and ultraflat h-BN layers at room temperature[@b54][@b55]. The channel of our graphene transistor is sub-10 nm, which is much smaller than electron MFP of graphene on smooth h-BN substrate or even on rugged SiO~2~ substrate in high carrier concentration, so the transport mechanism should be safely in the ballistic regime if a smooth substrate is used, and the Landau- Büttiker transport formalism is applicable.

In summary, we have investigated the switching effect and r. f. performance of the sub-10 nm gate length graphene FETs with Al electrodes by employing *ab initio* quantum transport simulation for the first time. We find that switching effects remain in these ultra-short gate graphene transistors. The intrinsic cut-off frequency increases monotonically from 3.4 to 21 THz, which are a few to tens of times larger than the experimental maximum values of the competitive r. f. FETs[@b6], when the gate length scales down from 9.86 to 0.91 nm. A significant current saturation can be created in sub-10 nm graphene FETs by introducing a band gap to graphene. We expect that our theoretical work can stimulate experimental fabrication of sub-10 nm gate length graphene FETs operating at an intrinsic cut-off frequency exceeding the available best experimental values and with current saturation.

Methods
=======

The current of graphene FETs under a finite drain-source voltage (*V*~ds~) and gate voltage (*V*~g~) is computed using the Landauer-Büttiker formula[@b56] where *f*~L/R~ are the Fermi-Dirac distribution function for the left (L)/right (R) electrode, *μ*~L~/*μ*~R~ are the electrochemical potential of the left (L)/right (R) electrode, and *T*(*E*, *V*~ds~, *V*~g~) is the transmission coefficient. *T*(E) is calculated by using the Fisher and Lee relationship[@b57].

Then, the gate effect is calculated by solving the Poisson and Kohn-Sham equations self-consistently with the fixed boundary condition[@b56]. Namely, we first calculate the Hartree potential *V*^H^ from the Poisson equation: , where the initial electron density *ρ*(r) is computed from the DFT and NEGF methods under no gate voltage. Afterward the new Hartree potential is used to calculate a new electron density by solving the Kohn-Sham equation. These procedures are iterated until the desired numerical accuracy is reached, which at present are carried out by using the well developed ATK 11.2 package[@b58][@b59][@b60]. Single-zeta (SZ) basis set is used, the real-space mesh cutoff is 150 Ry, and the temperature is set at 300 K. The local-density-approximation (LDA) is employed for the exchange--correlation functional. The electronic structures of electrodes and central region are calculated with a Monkhorst--Pack[@b61] 50 × 1 × 100 and 50 × 1 × 1 *k*-point grid, respectively.

The intrinsic cut-off frequency *f*~T~ is defined as the frequency at which the current gain becomes unity. We calculate *f*~T~ using the flowing equation[@b15][@b31][@b34], where *f*~T~ is determined by the intrinsic gate capacitance *C*~g~ and the transconductance *g*~m~, which are computed from where *Q*~ch~ is the total charge of the channel, and *I*~ds~ the drain-source current.

In our previous work, we used the same DFT + NEGF approach to simulate the transport properties of sub-10 nm functionalized metallic single-walled carbon nanotube FETs and pentacene molecule FETs[@b62]. The reliability of this approach to simulate sub-10 nm FETs is verified from the fact that the order of magnitude of the calculated on/off ratio and the on-current of our results basically agree with the experimental data for the sub-10 nm single-walled carbon nanotube transistors and pentacene molecule FETs[@b20][@b63]. For example, our calculated on/off ratio and on-current for a pentacene molecule FET with *L*~gate~ = 0.8 nm are \~10^2^ and 7.0 × 10^−2^ μA respectively, comparable with the experimental on/off ratio of \~10^3^ and on-current of \~3.0 × 10^−2^ μA for a pentacene molecule FET with *L*~gate~ ≈ 1--3 nm[@b63].
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![(a-c) Schematic model of a top-gated pure MLG FET (a), dual-gated BN/MLG/BN sandwich FET (b), and dual-gated BLG FET (c).\
The two-dimensional MLG and BLG channels are contacted underneath two aluminum (Al) electrodes. Gray ball: C; light pink ball: Al; blue ball: B; heavy pink ball: B.](srep01314-f1){#f1}

![Contact effect between the graphene channel and metal electrodes for a 5.6-nm gate length MLG FET under zero drain-source voltage and zero gate voltage.\
(a, b) Projected density of states on carbon atoms of graphene in the left/right lead (a) and in the channel (b). (c) Transmission spectrum of this device. D~L/R~ and D~ch~ denote the Dirac point of the graphene in the left/right electrode and the channel graphene, respectively. Inset in (a): density of states for the pure MLG; inset in (c): transmission spectrum of MLG without being contacted underneath metal electrodes under zero drain-source voltage and zero gate voltage.](srep01314-f2){#f2}

![Switching effect for a 5.6-nm gate length MLG FET with a drain-source voltage of *V*~ds~ = 0.5 V.\
(a) Transmission spectra of the off-state (*V*~g~ = −5.0 V), on-state (*V*~g~ = 6.0 V), and an intermediate state (*V*~g~ = −3.0 V).The dashed vertical line indicates the bias window. D~L/R~ denotes the Dirac point of the graphene in the left/right electrode; , , and denote the Dirac point of the channel graphene under *V*~g~ = −5.0, −3.0, and 6.0 V, respectively. (b) Projected density of states on carbon atoms in the channel under *V*~g~ = −5.0, −3.0, and 6.0 V, respectively. (c) Transmission eigenstates of the off-state (*V*~g~ = −5.0 V) and on-state (*V*~g~ = 6.0 V) at *E~f~* and *k* = (0.4, 0). The isovalue is 0.6 a.u.](srep01314-f3){#f3}

![(a-e) Gate length scaling of the MLG FETs: transfer characteristics (a), on/off current ratio (b), transconductance obtained from the transfer characteristics at *V*~g~ = 0 V (c), intrinsic gate capacitance (d), and intrinsic cut-off frequency at *V*~g~ = 0 V (e). Gate dielectric thickness is *t*~ox~ = 1.4 nm, dielectric constant *ε*~r~ = 3.9, and drain-source voltage *V*~ds~ = 0.5 V. The red dashed line in (e) shows a 1/*L*~gate~ dependence. (f) Product of the intrinsic cut-off frequency and the gate length as a function of the transconductance. The red dashed line is a linear fitting.](srep01314-f4){#f4}

![Gate length scaling of the intrinsic cut-off frequency for different graphene FETs.\
The experimental values are based on the epitaxially grown graphene[@b11], exfoliated graphene[@b10], self-aligned nanowire gate[@b9], and CVD grown graphene[@b14], respectively. Data are roughly fitted by the curve showing a 1/*L*~gate~ dependence.](srep01314-f5){#f5}

![(a) *I*~ds~-*V*~ds~ output characteristics for the top-gated MLG FETs at variable gate voltages for *L*~gate~ = 6.4 nm. (b) *I*~ds~-*V*~ds~ output characteristics for a pure MLG FET and a BN/MLG/BN sandwich FET with the same *L*~gate~ = 6.4 nm under a vertical electrical field of *E*~⊥~ = −1 V/Å. (c) *I*~ds~-*V*~ds~ output characteristics for a pure MLG FET and a BLG FET with the same *L*~gate~ = 9.6 nm under a vertical electrical field of *E*~⊥~ = 3 V/nm. (d) Transmission spectra of the BN/MLG/BN sandwich FET with *L*~gate~ = 6.4 nm at *V*~ds~ = 0.2 V (red curve) and 0.25 V (blue curve) under a vertical external electric field of -1 V/Å and a gate voltage of −1.6 V. The dashed vertical lines indicate the bias window.](srep01314-f6){#f6}

![Schematic model of a MLG and (5, 0) boron nitride nanotube junction (a) and its *I*-*V*~bias~ output characteristic curve (b).](srep01314-f7){#f7}
